- . Applications for the Scalable Coherent Interface

نویسنده

  • David B. Gustavson
چکیده

IEEE P1596, the Scalable Coherent Interface (formerly known as SuperBus) is based on experience gained while developing Fastbus (ANSI/IEEE 960-1986, IEC 935), Futurebus (IEEE P896.x) and other modern high-performance buses. SC1 goals include a minimum bandwidth of 1 GByte/sec per processor in multiprocessor systems with thousands of processors; efficient support of a coherent distributed-cache image of distributed shared memory; support for bridges which interface to existing or future buses; and support for inexpensive small rings as well as for general switched interconnections like Banyan, Omega, or crossbar networks. This paper reports the status of the work in progress and suggests some applications in data acquisition and physics. A COMPUTING-INDUSTRY PROBLEM The coming generation of supercomputers-on-a-chip has raised computation price/performance expectations, wreaking havoc in the supercomputer industry. However, actually delivering the performance these chips promise requires new supporting infrastructure. Several supercomputer manufacturers have gone out of business recently; the reason is certainly not lack of demand for computation, but rather that supercomputer mainframes do not appear to be cost-effective when compared with workstations or network compute servers. (However, some problems really do require the resources of a supercomputer, particularly their large main memory and high I/O bandwidth.) In order to produce a successful supercomputer, one has to develop new technology. Unfortunately, this is dangerously unpredictable, expensive and time consuming. By the time the technology is debugged and the final machine is ready to deliver, the fastermoving integrated circuit technology has produced processors which are so fast that a thousand dollars worth of new chips promises a significant fraction of the throughput of the multi-million-dollar supercomputer. The supercomputer can only survive because of the valuable software and other infrastructure which supports it, and because of a small number of customers who absolutely need the resources of these biggest machines regardless of the price.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

First Experience with the Scalable Coherent Interface

The research project RD24 [11] is studying applications of the Scalable Coherent Interface (IEEE-1596) standard for the large hadron collider (LHC). First SCI node chips from Dolphin were used to demonstrate the use and functioning of SCI’s packet protocols and to measure data rates. We present results from a first, two-node SCI ringlet at CERN, based on a R3000 RISC processor node and DMA node...

متن کامل

A User-level Multicast Performance Comparison of Scalable Coherent Interface and Myrinet Interconnects

This paper compares and evaluates the multicast performance of two of the most widely deployed System-Area Networks (SANs), Dolphin’s Scalable Coherent Interface (SCI) and Myricom’s Myrinet. Both networks deliver low latency and high bandwidth to applications, but do not support multicast in hardware. We compared SCI and Myrinet in terms of their userlevel performance using various software-bas...

متن کامل

GASNet Core API on Scalable Coherent Interface: Design and Realization

UPC is a promising programming model for shared-memory parallel computing on sharedand distributed-memory system architectures. Berkeley UPC, which utilizes the GASNet communication system, is one promising system aimed to develop a portable, high-performance implementation of UPC for large-scale clusters. Scalable Coherent Interface (SCI) is known for its ability to provide very low latency tr...

متن کامل

Hardware Support for Synchronization in the Scalable Coherent Interface (SCI)

The exploitation of the inherent parallelism in applications depends critically on the eeciency of the synchronization and data exchange primitives provided by the hardware. This paper discusses and analyses such primitives as they are implemented in a pending IEEE standard 1596 for communication in a shared memory multiprocessor, the Scalable Coherent Interface (SCI). The SCI synchronization p...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1990